

(19) 日本国特許庁 (JP) (12) 公開特許公報 (A)
 (11)特許出願公開番号
 特開2000-115716
 (P2000-115716A)
 (43)公開日 平成12年4月21日(2000.4.21)

(5) int'Cl'	機別記号	P 1	テ-ポート'(参考)
H 04 N	7/01	C 5 C 0 6 3	

【特許請求の範囲】

【請求項1】 第1の映像信号の垂直方向のライン数または水平方向の画素数をn倍にして第2の映像信号を得る画像適応型の第1の変換器と、
 上記第2の映像信号の垂直方向のライン数または水平方向の画素数をm倍にして第3の映像信号を得る第2の変換器とを備えることを持つする映像信号変換装置。

【請求項2】 上記第1の変換器は、上記第1の映像信号から第1の領域の画素の信号を切り出す第1の画素切り出し手段と、
 上記第1の画素切り出し手段により切り出された上記第1の領域の画素の信号のレベル分布パターンを検出し、このパターンに基づいて推定しようとする上記第2の映像信号を構成する所定画素の信号が属するクラスを決定してクラス情報を出力するクラス決定手段と、
 上記クラス情報で示される各クラスに対する各クラス情報を出力するデータ配信手段と、
 上記クラス情報を配信する係数データ配信手段と、
 上記係数データ配信手段から上記クラス決定手段より出力される上記クラス情報をもとにした係数データを読み出して出力する係数データ出力手段と、
 上記第1の映像信号から第2の領域の画素の信号を切り出す第2の画素切り出し手段と、
 上記係数データ出力手段により切り出された上記第2の画素切り出し手段により切り出された上記第2の画素切り出し手段とから、上記繩形推定式を用いて上記第2の映像信号を構成する所定画素の信号を演算して出力する映像信号出力手段とを有することを特徴とする映像信号変換装置。

【請求項3】 上記nは2であることを特徴とする請求項1に記載の映像信号変換装置。

【請求項4】 上記第1の映像信号の垂直方向のライン数が2.5本の飛び越し走査方式の映像信号であって、上記第1の変換器は、上記ライン数が5.25本の飛び越し走査方式の映像信号より、上記第2の映像信号として、垂直方向のライン数が1.050本の飛び越し走査方式の映像信号を得ると共に、上記第2の変換器は、上記ライン数が1.050本の飛び越し走査方式の映像信号より、上記第3の映像信号として、XGAに対応する映像信号を得ることを特徴とする請求項1に記載の映像信号変換装置。

【請求項5】 上記第1の映像信号は垂直方向のライン数が6.25本の飛び越し走査方式の映像信号であって、上記第1の変換器は、上記ライン数が6.25本の飛び越し走査方式の映像信号より、上記第2の映像信号として、垂直方向のライン数が1.250本の飛び越し走査方式の映像信号を得ると共に、上記第2の変換器は、上記ライン数が1.250本の飛び越し走査方式の映像信号より、上記第3の映像信号として、XGAに対応する映像信号を得ることを特徴とする請求項1に記載の映像信号変換装置。

【請求項6】 垂直方向のライン数または水平方向の画素数を例えば2倍を超えるように変換する場合に高画質な映像信号を得る。

【解決手段】 ライン数が2.52.5本(有効ライン数は2.40本)のNTSC方式の映像信号SNTの各ファイルの信号を、ライン数が8.40本(有効ライン数は7.68本)のXGAに対応する映像信号SGCの各フレームの信号に変換する。映像信号変換装置1.3を、映像信号SNTをライン数が2倍となる飛び越し走査方式の映像信号S2Nに変換する画像適応型の倍速変換回路1.00と、この映像信号S2Nを映像信号SGCに変換する補間回路1.80とで構成する。画像適応型の変換処理で得られる映像信号S2Nは高画質なものとなる。この映像信号S2Nに対して補間処理で得られる映像信号SGCは、映像信号SNTに対して補間処理のみで得られる映像信号SGCに比べて、画質劣化がなく、高画質な映像信号となる。

【請求項7】 上記第2の映像信号は、上記第1の映像信号より、上記第3の映像信号を得ることを特徴とする映像信号変換装置。

【請求項8】 上記第1の映像信号をハードウェアで構成し、上記第2の映像信号をデジタル・シグナル・プロセッサで構成することを特徴とする請求項1に記載の映像信号変換装置。

【請求項9】 上記第2の変換器は、上記第2の映像信号に対して、最近傍補間、極端補間またはキュービック補間のいずれかを行って上記第3の映像信号を得ることを特徴とする請求項1に記載の映像信号変換装置。

【請求項10】 第1の映像信号に対する画像適応型の映像信号を得ることを特徴とする請求項1に記載の映像信号変換装置。

【請求項11】 入力映像信号のライン数または画素数を変換して出力映像信号を得る映像信号変換装置。

【請求項12】 上記出力映像信号による画像表示部とを有することを特徴とする映像信号変換装置。

【請求項13】 上記出力映像信号による画像表示部とを有することを特徴とする映像信号変換装置。

【請求項14】 上記出力映像信号による画像表示部とを有することを特徴とする映像信号変換装置。

【請求項15】 明細書の詳細な説明】

【0001】

【発明の属する技術分野】 この発明は、例えばNTSC方式の映像信号をXGA(Extended Graphics Array)方式の映像信号変換装置。

【発明の詳細な説明】

【0002】

コンバータ102とを有している。

* 8ビットデータから2ビットデータに圧縮するような演算が行われる。そして、ADRC回路104からは、各

SD画素データにおいては、SD画素データより、映像信号を抽出するSD画素データと、映像信号を構成する画素データ（以下、「HD画素データ」）というのうちを指定しようとする所定のHD画素データにおいては、SD画素データを切り出す領域切り出しが実現される。SD画素データに対する領域切り出しが実現されたSD画素データに対し、この順序で10.3で切り出されたSD画素データに、SD画素データに対する範囲内に適応的ドリーム（Adaptive Dynamic Range Coding）処理を適用して、主に空間内の波形形状を表すグラス（空間グラス）を決定してクラス情報を10.4へ送信する。

[0027] ADRC回路
 データの最大値をMAX、
 内のダイナミックレンジをを
 1)、再量子化ビット数を
 画素データ k_i に対して、(1)
 ()は切り捨て処理を意味し
 路103で、Na個のSDI
 $a_{ij} = \left[(k_{ij} - MIN + 0.5) \cdot 2^P / DR \right] \dots (1)$

【0028】また、変換回路1-00は、A/Dコンバータ1-02から出力されるSD画素データより、推定しようとする所定のHD画素データに対応した領域のSD画素データを切り出す領域切り出し回路1-05と、この領域データを切り出す領域切り出し回路1-05で切り出されたSD画素データにより、主に動きの程度を測定するためのクラス(動きクラス)を決定する動きクラス決定回路1-06とを有している。

【0034】また、変換回路100は、ADRC回路104より出力される空間クラスのクラス情報としての再構成コードをもとに動きクラス決定回路106により出

力される動きクラスのクラス構成MVに差つき、推定しようとするHD画素データが属するクラスを示すクラスコードCLを得たためのクラスコード発生回路107を有している。クラスコード発生回路107では、(3)式によつて、クラスコードCLの演算が行われる。なお、(3)式において、 N_a は領域切り出し回路103で切り出されるSD画素データの個数、 D はADRC回路104における両子画素ビット数を示している。

切り出回路105で、例えば上述したSD画素データ $m_1 \sim m_5$, $n_1 \sim n_5$ が切
り出される。式(2)におけるnbは5である。

$$AV = \frac{\sum_{i=1}^{Nb} |m_i - n_i|}{Nb} \quad \dots \quad (2)$$

$$CL = \sum_{i=1}^{N^B} q_i (2^P)^i + MV \cdot 2^{PN_A} \quad \dots \quad (3)$$

図6および図7は、SD画素とHD画素の出力端子をDAKで回路104cに接続しておいた場合の入出力波形である。図6は、SD画素の出力端子をDAKで接続した場合の波形である。図7は、HD画素の出力端子をDAKで接続した場合の波形である。図6の波形では、SD画素の出力端子をDAKで接続した場合、SD画素の出力端子が高電位の状態では、DAKの出力端子も高電位の状態となる。しかし、SD画素の出力端子が低電位の状態では、DAKの出力端子も低電位の状態となる。一方、図7の波形では、HD画素の出力端子をDAKで接続した場合、HD画素の出力端子が高電位の状態では、DAKの出力端子も高電位の状態となる。しかし、HD画素の出力端子が低電位の状態では、DAKの出力端子も低電位の状態となる。

内のダイナミックレンジをDK (=NIA-MINT)
1)、再量子化ビット数をpとする、領域内の各SSD
画素データを式(1)の演算により各子
画素データqが得られる。ただし、(1)式において、
化コードqは切り出し回数を意味している。
(1)は切り捨て処理を意味している。
DKは切り切り出し回数である。

[0028] また、変換回路100は、A/Dコンバータ102から出力されるSD画像データより、推定しようとする所定のHD画像データに対応した領域のSD画像データを切り出す領域切り出し回路105と、この領域データを切り出す領域切り出し回路105と、この領域データを切り出す領域切り出し回路105で切り出されたSD画像データと、
[0029] また、変換回路100は、A/Dコンバータ102から出力されるSD画像データより、推定しようとする所定のHD画像データに対応した領域のSD画像データを切り出す領域切り出し回路105と、この領域データを切り出す領域切り出し回路105と、この領域データを切り出す領域切り出し回路105で切り出されたSD画像データと、
[0030] そして、動きクラス決定回路106では、上述したように算出された平均値AVが1個または複数個のしきい値と比較されてクラス情報MVが得られる。例えば、3個のしきい値t_{h1}、t_{h2}、t_{h3}(t_{h1} < t_{h2} < t_{h3})が用意され、4つの動きクラスを決定する場合、AV ≤ t_{h1}のときはMV = 0、t_{h1} < AV ≤ t_{h2}のときはMV = 1、t_{h2} < AV ≤ t_{h3}のときはMV = 2、t_{h3} < AVのときはMV = 3とされる。

【0034】また、変換回路100は、ADRC回路104より出力される空間クラスのクラス情報としての再構成コードをもとに動きクラス決定回路106により出

力される動きクラスのクラス構成MVに差つき、推定しようとするHD画素データが属するクラスを示すクラスコードCLを得たためのクラスコード発生回路107を有している。クラスコード発生回路107では、(3)式によつて、クラスコードCLの演算が行われる。なお、(3)式において、 N_a は領域切り出し回路103で切り出されるSD画素データの個数、 D はADRC回路104における両子画素ビット数を示している。

[0035]
[数2]

を子測候数、Y_iを予測値として、(5)式の融通方程式を考慮する。この(5)において、m_iは学習データ数を示し、n_iは子測タップの数を示している。

【0045】

【數4】

る。この領域切り出し回路1 16 0からは、例えば図1 0に示すように、予測対象画素値としてのHD画素データyに対応して、このHD画素データyの近傍に位置する2 5箇のSD画素データx ₁ ～x ₅ が切り出される。	【0067】また、係数データ生成装置1 5 0は、入力端子1 5 1に供給されるHD画素データより得られる予測対象画素値としての各HD画素データyと、予測対象画素値としての各HD画素データyにそれぞれ対応して領域切り出し回路1 16 0で領域切り出された予測タップ画素値としてのSD画素データx ₁ と、予測対象画素値としての各HD画素データyにそれぞれ対応してクリスコードCLコード発生回路1 5 9より出力されるクリスコードCLとから、各クリス毎に、口個の係数データw ₁ を生成するための正規方程式式(1 1)式参照)を生成する正規方程式発生回路1 1 1を有している。	【0068】この場合、1個のHD画素データyとそれに対応するn個の予測タップ画素値との組み合わせで上述した学習データが生成され、従って生成回路1 6 1では多くの学習データが登録された正規方程式が生成される。なお、図示しないが、領域切り出し回路1 16 0の前段に時間合わせ用の遷延回路を配置することで、領域切り出し回路1 16 0から正規方程式生成回路1 6 1に供給されるSD画素データx _i とタイミング合わせを行うことができる。
データyにそれぞれ応じて、開引き回路1 15 2より出力されるSD画素データyから領域切り出し回路1 16 0で所定領域のSD画素データm _i 、niが領域切り出され、この切り出された各SD画素データmi、niにより動きクリアス決定回路1 5 8で動きクリアス(主に動きの程度を表すためのクラス分類)を示すクリアス情報MVが得られる。そして、このクラス情報MVと上述したADRC回路1 5 6で得られる再量子化コードqとからクリアスコードCLが得られる。	【0069】また、予測対象画素値としての各HD画素データyにそれぞれ対応して、開引き回路1 15 2より出力されるSD画素データyから領域切り出し回路1 16 0で所定領域のSD画素データxiが領域切り出されるとして、入力端子1 5 1に供給されるHDD画素データyより得られるSD画素データxiに供給されるSD画素データyとし、予測対象画素値としての各HD画素データxiと、予測対象画素値としてのSD画素データxiと、予測対象画素値としての各HD画素データyにそれぞれ対応してクリスコードCLとから、正規方程式生成回路1 6 1では、	各クリス毎に、n個の係数データwiを生成するため、
【0070】また、予測対象画素値としての各HD画素データyにそれぞれ対応して、開引き回路1 15 2より出力されるSD画素データyから領域切り出し回路1 16 0で所定領域のSD画素データxiが領域切り出されるとして、入力端子1 5 1に供給されるHDD画素データyより得られるSD画素データxiに供給されるSD画素データyとし、予測対象画素値としての各HD画素データxiと、予測対象画素値としてのSD画素データxiと、予測対象画素値としての各HD画素データyにそれぞれ対応してクリスコードCLとから、正規方程式生成回路1 6 1では、	各クリス毎に、n個の係数データwiを生成するため、	各クリス毎に、n個の係数データwiを生成するため、
【0071】また、予測対象画素値としての各HD画素データyにそれぞれ対応して、開引き回路1 15 2より出力されるSD画素データyから領域切り出し回路1 16 0で所定領域のSD画素データxiが領域切り出されるとして、入力端子1 5 1に供給されるHDD画素データyより得られるSD画素データxiに供給されるSD画素データyとし、予測対象画素値としての各HD画素データxiと、予測対象画素値としてのSD画素データxiと、予測対象画素値としての各HD画素データyにそれぞれ対応してクリスコードCLとから、正規方程式生成回路1 6 1では、	各クリス毎に、n個の係数データwiを生成するため、	各クリス毎に、n個の係数データwiを生成するため、

[10069] また、係数データ生成装置 1 50 は、正規方程式生成回路 1 6 1 で各クラス毎に生成された正規方程式のデータが供給され、各クラス毎に生成された正規方程式を解いて、各クラス毎の係数データ（予測係数）
wi を求める予測係数決定回路 1 6 2 と、この求められた係数データ wi を記憶するメモリ 1 6 3 を有している。
[10070] 図 1 2 に示す係数データ生成装置 1 50 の動作を説明する。入力端子 1 1 には教師信号としての
w1 を求める予測係数決定回路 1 6 2 と、この求められた係数データ wi を記憶するメモリ 1 6 3 を有している。
[10071] また、係数データ生成装置 1 50 は、正規方程式が生成される。そして、予測係数決定回路 1 6 2 での正規方程式が解かれ、各クラス毎の係数データ wi が求められ、その係数データ wi はクラス別にアドレス分割されたメモリ 1 6 3 に記憶される。

[10072] なお、上述においては、空間波形を少ないビット数でパターン化する情報圧縮手段として、ADR C 回路 1 0 4、1 5 6 を設けることにしたが、これはほんの一例であり、信号波形のパターンの少ないクラスでは表現できるような情報圧縮手段であれば何を設けるかは自由である。例えば DPCM (Differential Pulse Code Modulation) や VQ (Vector Quantization) 等の圧縮手段を用いてよい。

【0075】以上説明したように、本実施の形態においては、映像信号SNTを構成する各HD画素データに對して間引き回路1.5/2で水素および垂直の間引き処理等が行われて入力信号としての各HD画素データに對して予測対象画素値としての各HD画素データYにそれぞれ対応して、間引き回路1.5/2より出力されるSD画素データから順次切り出し回路1.5/5で所定領域のSD画素データkが順次切り出され、この切り出された各SD画素データkに対してもADRC回路1.6でADRC処理が施されて空間グラス（主に空間内の波形表現たるグラス分類）のクラス情報を得ての再量子化コードqが得られる。

【0076】また、予測対象画素値としての各HD画素データYに對しては、映像变换装置1.3では、垂直方向に關しては、映像変換回路1.0でライン数が2倍とさせた後、その後に補間回路1.8/0でライン数がさらに1.6倍とされ、最終的に3.2倍のライン数変換処理が行われる（図2参照）。この場合、変換回路1.0では画像適応型の変換処理が行われるため、NTSC方式の映像信号SNTを処理せることなく、高画質な映像信号SNTが得られる。したがって、從来のように単なる補間処理によって垂直方向のライン数を3.2倍とするものと比べて、画質劣化が少なく、高画質な、XGAに対応する映像信号SNCが得られ、液晶表示器1.5に高画質な画像が表示される。

m倍とした第3の映像信号を得るのである。したがって、画像適応型の変換処理によって得られる第2の映像信号は高画質な映像信号となり、この第2の映像信号に対して変換処理が施される第3の映像信号は、第1の映像信号に対する補助処理によって垂直方向のライン数または水平方向の画素数を $n \times m$ 倍した映像信号のような画質劣化がなく、高画質な映像信号となる。よって、この発明によれば、垂直方向のライン数または水平方向の画素数を例えば2倍とするように変換すれば、その場合に高画質な映像信号を得ることがができる。

[00083]また、第1の映像信号に対して最終的に垂直方向のライン数または水平方向の画素数が $n \times m$ 倍とされた第3の映像信号を得るものであるが、第1の映像信号に対して画像翻訳型の変換処理を施して垂直方向のライン数または水平方向の画素数が n 倍とされた第2の映像信号を得、さらに、この第2の映像信号に対して例えば補間による変換処理を施して垂直方向のライン数または水平方向の画素数が m 倍とされた第3の映像信号を得る構成としている。そのため、最終的な垂直方向のライン数または水平方向の画素数の変換倍率に変更があつても、補間処理による変換倍率 m を変更するのみで容易に対応可能となる。つまり、最終的な垂直方向のライン数または水平方向の画素数の変換倍率に変更があつても、画像翻訳型の変換器としては既存のもの、例えば倍速変換器を使用でき、高画質な映像信号を得ることがでできる。

[図面の簡単な説明]

[図1] 実施の形態としてのテレビ受信機の構成を示すプロック図である。

[図2] テレビ受信機内の映像信号変換装置の構成を示すプロック図である。

[図3] 映像信号変換装置の動作を説明するための図である。

[図4] 映像信号変換装置の動作を説明するための図である。

[図5] 映像信号変換装置内の画像処理部の構成を示すブロック図である。

[図6] S D画素とHD画素の位置関係を説明するための略線図である。

[図7] S D画素とHD画素の位置関係を説明するための略線図である。

[図8] 空間クラス分類に使用するSD画素データを説明するための略線図である。

[図9] 動きクラス分類に使用するSD画素データを説明するための略線図である。

[図10] 指定演算に使用するSD画素データを説明するための略線図である。

[図11] 学習フレームの学習データを示すフローチャートである。

[図12] 係数データ生成装置の構成例を示すブロック

次走査方式の映像信号を得
対応する映像信号 S/G を得
【0079】また、上述実
C方式の映像信号 S/Ntより
XCを得るものを示したが、
映像信号 SPLより XUGAに対
応する場合も、同様に適用するこ
とができる。また、上述実
号変換装置 1.3 を画像部専
用号変換装置 1.3 を変換部専
用回路 1.8 とからなる構
成で変換部専用回路 1.8 を構成
する場合も、同様に適用するこ
とができる。
【0080】また、上述実
C方式の映像信号 S/Ntより
XCを得るものを示したが、
映像信号 S/Nt や PAL方式
A、SXGA、UXGA、
信号を得る場合にも、同様
な構成とする。
【0081】この発明に
して画像適応型の変換処理
または水平方向の画素数を
得、その後、この第2の映
像を施して垂直方向のライン

て、開引き回路 1 5 2 より出
し領域切り出し回路 1 5 7 で
nimi, niが原切り出され、
映像データmi, niより動きク
ラス (主に動きの程度を表
すクラス情報MVが得られ
ます)MVと上述したADRC回
路化コードとからクラスコ
ードが映像属性としての各HD
データを示すクラス情報をしての
る。

そして、子干渉係数決定回路 1 が各クラス毎の係數データーを記憶する。なお、空間波形を少ない要素で表現するには、各要素の位相を記憶する。そこで、各要素の位相を記憶するには、各要素の位相を記憶する。そこで、各要素の位相を記憶する。

データによりそれぞれ対応し
力されるSD画素データから
所定領域のSD画素データ
この切り出された各SD画
ラス決定回路1-5で動き
すためのクラス分類)を示
る。そして、このクラス情
報156で検出される再電子
ード発生回路1-5より、チ
ップスコアードCLが得られ
る。SD画素データが属するクラ
スによっては得られる
[0073]また、予測対
象データにそれぞれ対応し
力されるSD画素データから
所定領域のSD画素データ
して、入力ループ1-1に供
得られる予測対象画素値と
と、予測対象画素値としての各H
各クラス毎に、n個の係数
スコアードCLとから、正規

正規方程式が生成される。
6.2 でその正規方程式が解
タ wi が求められ、その係
レス分割されたメモリ 16
[0074] なお、上記に
ビット数でパターン化する
C 回路 1 [04, 15, 6] を設
んの一例であり、信号波形圧縮率
表現できるような情報圧縮率
自由であり、例えば DPC
e Modulation) と VQ (V
絞手段をもつてよい。
[0075] 以上実明した
て、映像信号変換装置 1, 3,
画像処理装置の供給变换回路
れ、その後に補間回路 1, 8
倍とされ、最終的に 3, 2
れる (図 2 参照)。この場
通式型の変換処理が行われ
信号 SNT を処理せることとな
得られる。したがって、從
よって垂直方向のライン数
て、画質劣化が少なく、また
像信号 SNC が得られ、画質通
表示される。
[0076] また、画像通

0からは、例えば図10 としてのHD画素データ テーマの近傍に位置する xが切り出される。生成装置1 50は、入力 とし、子題枠画面直 10 すれれば対応してグラス させられるグラスクードC.L. (生成数データ wを生成す る式参照) を生成する正規 いる。

このHD画素データとそれ 他の題枠画面との組み合わせで上 従で生成回路1 61で た正規方程式が生成され 切り出し回路1 60の前 配置することで、順次切 取式生成回路1 61に供給 イミング合わせを行うこ

[0069] また、係数データ回路 1.6 で各データ形式生成回路 1.6 1.6 で各データ形式のデータが供給され、各データを解いて、各クラス毎のデータを求める予測係数決定回路 w を記憶する。予測係数決定回路 1.6 2 で係数データ w を引き出し方などによって解かれる。


[0070] 図 1.2 に示す係数動作を説明する。入力端子 1 は映像信号 S2N を構成する HD 画像データに対する垂直の間引き処理等の NTSC 方式の映像信号 SN の切り出された各 SD 画素データが得られる。

[0071] また、入力端子 1 は映像データより得られる予測係数データ Y にそれぞれ対応して出される SD 画像データから所定領域の SD 画像データの切り出された各 SD 画素データの ADRC 処理が行われる。空間内の波形表現のためのノイズ削除が実行される。

[0072] また、予測係数決定回路 1.6 で各データ形式生成回路 1.6 1.6 で各データ形式のデータが供給され、各データを解いて、各クラス毎のデータを求める予測係数決定回路 w を記憶する。予測係数決定回路 1.6 2 で係数データ w を引き出し方などによって解かれる。


[図7]

SD画素とHD画素の位置関係




[図8]

空間クラス分類に使用するSD画素データ




[図9]

動きクラス分類に使用するSD画素データ




[図10]

推定演算に使用するSD画素データ




[図15]

従来の補間回路の動作



[図12]

係数データ生成装置



フロントページの継ぎ

(72) 究明者 上木 伸夫
東京都品川区
一株式会社P

* NOTICES *

Japan Patent Office is not responsible for any damages caused by the use of this translation.

1. This document has been translated by computer. So the translation may not reflect the original precisely.
2. **** shows the word which can not be translated.
3. In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] The video-signal inverter characterized by having the 1st converter of the image ecad which increases the 1st vertical number of Rhine or vertical horizontal number of pixels of a video signal n times, and acquires the 2nd video signal, and the 2nd converter which increases the vertical number of Rhine or the vertical horizontal number of pixels of the 2nd video signal of the above m times, and acquires the 3rd video signal.

[Claim 2] 1st pixel logging means by which the 1st converter of the above starts the signal of the pixel of the 1st field from the 1st video signal of the above, The level distribution pattern of the signal of the pixel of the 1st field of the above started by the pixel logging means of the above 1st is detected. A class decision means to determine the class to which the signal of the predetermined pixel which constitutes the 2nd video signal of the above which it is going to presume based on this pattern belongs, and to output class information, A multiplier data storage means to memorize the multiplier data of the linearity presumption type corresponding to each class shown using the above-mentioned class information, A multiplier data output means to read and output the multiplier data corresponding to the above-mentioned class information outputted from the above-mentioned class decision means from the above-mentioned multiplier data storage means, The 2nd pixel logging means which starts the signal of the pixel of the 2nd field from the 1st video signal of the above, From the above-mentioned multiplier data outputted from the above-mentioned multiplier data output means, and the signal of the pixel of the 2nd field of the above started by the pixel logging means of the above 2nd The video-signal inverter according to claim 1 characterized by coming to have a video-signal output means to calculate and output the signal of the predetermined pixel which constitutes the 2nd video signal of the above using the above-mentioned linearity presumption type.

[Claim 3] Above n is a video-signal inverter according to claim 1 characterized by being 2.

[Claim 4] The vertical number of Rhine of the 1st video signal of the above is the video signal of 525 interlaced-scanning methods. The 1st converter of the above From the video signal of 525 interlaced-scanning methods, as the 2nd video signal of the above, while the vertical number of Rhine acquires the video signal of 1050 interlaced-scanning methods, the above-mentioned number of Rhine The 2nd converter of the above is a video-signal inverter according to claim 1 with which the above-mentioned number of Rhine is characterized by acquiring the video signal corresponding to XGA as the 3rd video signal of

the above from the video signal of 1050 interlaced-scanning methods.

[Claim 5] The vertical number of Rhine of the 1st video signal of the above is the video signal of 625 interlaced-scanning methods. The 1st converter of the above From the video signal of 625 interlaced-scanning methods, as the 2nd video signal of the above, while the vertical number of Rhine acquires the video signal of 1250 interlaced-scanning methods, the above-mentioned number of Rhine The 2nd converter of the above is a video-signal inverter according to claim 1 with which the above-mentioned number of Rhine is characterized by acquiring the video signal corresponding to XGA as the 3rd video signal of the above from the video signal of 1250 interlaced-scanning methods.

[Claim 6] It is the video-signal inverter according to claim 1 characterized by for the 1st video signal of the above being a video signal of an interlaced-scanning method, and the 2nd video signal of the above being a video signal of an interlaced-scanning method.

[Claim 7] It is the video-signal inverter according to claim 1 characterized by for the 1st video signal of the above being a video signal of an interlaced-scanning method, and the 2nd video signal of the above being a video signal of a progressive broadcasting method.

[Claim 8] The video-signal inverter according to claim 1 characterized by constituting the 1st transducer of the above from hardware, and constituting the 2nd transducer of the above from a digital signal processor.

[Claim 9] The 2nd transducer of the above is a video-signal inverter according to claim 1 characterized by performing either recently side interpolation, linear interpolation or cubic interpolation, and acquiring the 3rd video signal of the above to the 2nd video signal of the above.

[Claim 10] The video-signal conversion approach characterized by having the 1st conversion process which acquires the 2nd video signal with which transform processing of an image ecad was performed to the 1st video signal, and the number of Rhine or the number of pixels was made into n times, and the 2nd conversion process which acquires the 3rd video signal with which transform processing was performed to the 2nd video signal of the above, and the number of Rhine or the number of pixels was made into m times.

[Claim 11] It has the video-signal transducer which changes the number of Rhine or the number of pixels of an input video signal, and acquires an output video signal, and the image display section which displays the image by the above-mentioned output video signal. The above-mentioned video-signal transducer The 1st converter of the image ecad which increases the 1st number of Rhine or number of pixels of a video signal as the above-mentioned input video signal n times, and acquires the 2nd video signal, The image display device characterized by having the 2nd converter which increases the number of Rhine or the number of pixels of the 2nd video signal of the above m times, and acquires the 3rd video signal as the above-mentioned output video signal.

[Claim 12] The receive section which receives a television broadcasting signal, and the video-signal transducer which changes the number of Rhine or the number of pixels of a receiving video signal obtained from the above-mentioned receive section, and acquires a conversion video signal, It has the image display section which displays the image by the above-mentioned conversion video signal. The above-mentioned video-signal transducer The 1st converter of the image ecad which increases the 1st number of Rhine or number of

pixels of a video signal as the above-mentioned receiving video signal n times, and acquires the 2nd video signal, The television receiver characterized by having the 2nd transducer which increases the number of Rhine or the number of pixels of the 2nd video signal of the above m times, and acquires the 3rd video signal as the above-mentioned conversion video signal.

DETAILED DESCRIPTION

[Detailed Description of the Invention]

[0001]

[Field of the Invention] This invention relates to the image display device and television receiver which applied when changing the video signal of NTSC system into the video signal corresponding to XGA (Extended Graphics Array), and used it for the suitable inverter of a video signal and the suitable conversion approach, and the list. In detail, by considering as m times by still more nearly another transform processing, after making the vertical number of Rhine or the vertical horizontal number of pixels into n times by transform processing of an image ecad, when changing the vertical number of Rhine or the vertical horizontal number of pixels so that twice may be exceeded, the video-signal inverter which acquired the high definition video signal is started.

[0002]

[Description of the Prior Art] Conventionally, the video signal SNT of NTSC system is changed into the video signal SXG corresponding to XGA, and what displayed the image on the liquid crystal display with the video signal corresponding to this XGA is proposed. Here, as the vertical number of Rhine is the video signal of 525 interlaced-scanning methods and the video signal SNT of NTSC system is shown in drawing 13 A, when the number of effective Rhine of the perpendicular direction of each field is 240 and a sampling frequency is 13.5MHz, the horizontal number of effective pixels is 720 pixels. On the other hand, as the video signal SXG corresponding to XGA is a video signal of a progressive broadcasting method and is shown in drawing 13 B, the vertical number of effective Rhine is 840, and the horizontal number of effective pixels is 1024 pixels.

[0003] As a video-signal inverter for acquiring the video signal SXG corresponding to XGA from the video signal SNT of NTSC system conventionally, as shown in drawing 14, the interpolation circuit 200 is used. In this interpolation circuit 200, the video signal SXG corresponding to XGA is generated to the video signal SNT of NTSC system by interpolation processing of recently side interpolation, linear interpolation, cubic interpolation, etc. being performed.

[0004]

[Problem(s) to be Solved by the Invention] To the number of effective Rhine of the perpendicular direction of each field of the video signal SNT of NTSC system being 240 as mentioned above, since the number of effective Rhine of the perpendicular direction of the video signal SXG corresponding to XGA is 840, about a perpendicular direction, $760 / 240 = 3.2$ times as many number transform processing of Rhine as this is performed in an interpolation circuit 200. Thus, in performing conversion exceeding twice, even if it uses

the interpolation processing with many taps, sharpness is lost in an image and it becomes that in which image quality deteriorated. "O" of drawing 15 A shows the video signal SNT of NTSC system. "-" of drawing 15 B shows the video signal SXG corresponding to XGA after the number conversion of Rhine, and its vertical number of pixels is only increasing. [0005] Such image quality degradation is similarly produced, when performing transform processing of the horizontal number of pixels exceeding twice. Moreover, also when acquiring the video signal SXG corresponding to XGA from the video signal SPL of the PAL system whose vertical number of Rhine is the video signal of 625 interlaced-scanning methods, it becomes that in which image quality deteriorated similarly.

[0006] So, in this invention, when changing the vertical number of Rhine or the vertical horizontal number of pixels so that twice may be exceeded, it aims at offering the video-signal inverter which acquired the high definition video signal.

[0007]

[Means for Solving the Problem] The video-signal inverter concerning this invention is equipped with the 1st converter of the image ecad which increases the 1st vertical number of Rhine or vertical horizontal number of pixels of a video signal n times, and acquires the 2nd video signal, and the 2nd converter which increases the vertical number of Rhine or the vertical horizontal number of pixels of the 2nd video signal m times, and acquires the 3rd video signal.

[0008] Moreover, the 1st conversion process which acquires the 2nd video signal with which the video-signal conversion approach concerning this invention performed transform processing of an image ecad to the 1st video signal, and the vertical number of Rhine or the vertical horizontal number of pixels was made into n times, It has the 2nd conversion process which acquires the 3rd video signal with which transform processing was performed to the 2nd video signal, and the vertical number of Rhine or the vertical horizontal number of pixels was made into m times.

[0009] In this invention, the 2nd video signal with which transform processing of an image ecad was performed to the 1st video signal, and the vertical number of Rhine or the vertical horizontal number of pixels was made into n times, for example, twice, is acquired. By transform processing of an image ecad, conversion of the vertical number of Rhine or the horizontal number of pixels is not performed by the mere interpolation processing which used the surrounding pixel signal, and is performed by searching for a required pixel signal by the presumed operation which used the linearity presumption type. Moreover, the 3rd video signal with which transform processing was performed to the 2nd video signal, and the vertical number of Rhine or the vertical horizontal number of pixels was made into m times is acquired. Conversion of the vertical number of Rhine or the horizontal number of pixels is performed by this transform processing by the mere interpolation processing which used the surrounding pixel signal.

[0010] Thus, transform processing of an image ecad is performed to the 1st video signal, the 2nd video signal is acquired, and a video signal [high definition / as this 2nd video signal] is acquired. Therefore, the 3rd video signal which transform processing is performed to this 2nd video signal, and is acquired does not have image quality degradation like the video signal which doubled the vertical number of Rhine or the vertical horizontal number of pixels nxm by mere interpolation processing to the 1st video

signal, and turns into a high definition video signal.

[0011] Moreover, although the 3rd video signal with which the vertical number of Rhine or the vertical horizontal number of pixels was finally made into $n \times m$ times to the 1st video signal is acquired. The 2nd video signal with which transform processing of an image ecad was performed to the 1st video signal, and the vertical number of Rhine or the vertical horizontal number of pixels was made into n times is acquired. Furthermore, it is considering as the configuration which acquires the 3rd video signal with which transform processing by interpolation was performed as opposed to this 2nd video signal, and the vertical number of Rhine or the vertical horizontal number of pixels was made into m times. Therefore, even if the conversion scale factor of the number of Rhine of a final perpendicular direction or the horizontal number of pixels has modification, management becomes possible easily only by changing the conversion scale factor m by interpolation processing. That is, even if the conversion scale factor of the number of Rhine of a final perpendicular direction or the horizontal number of pixels has modification, it can be used as a converter of an image ecad, the existing thing, for example, **** converter, and it becomes possible to acquire a high definition video signal.

[0012]

[Embodiment of the Invention] Hereafter, the gestalt of implementation of this invention is explained, referring to a drawing. Drawing 1 shows the configuration of the television receiver 10 as a gestalt of operation. This television receiver 10 has the receiving antenna 11 and the tuner 12 which performs channel selection processing, intermediate frequency magnification processing, detection processing, etc., and acquires the video signal SNT of NTSC system to the television broadcasting signal (RF modulating signal) caught with this receiving antenna 11.

[0013] Moreover, the television receiver 10 has the driver 14 which drives a liquid crystal display 15 based on a video signal SXG so that the image by the above-mentioned video signal SXG may be displayed on the video-signal inverter 13 which performs transform processing of the vertical number of Rhine, or the horizontal number of pixels to the video signal SNT outputted from a tuner 12, and acquires the video signal SXG corresponding to XGA, a liquid crystal display (LCD:liquid crystal display) 15, and this liquid crystal display 15.

[0014] Actuation of the television receiver 10 shown in drawing 1 is explained. The television broadcasting signal caught with the receiving antenna 11 is supplied to a tuner 12. In this tuner 12, the intermediate frequency signal concerning the television broadcasting signal of the predetermined channel chosen by channel selection actuation of a user is acquired, this intermediate frequency signal is amplified, detection processing is performed to an intermediate frequency signal after that, and the video signal SNT of NTSC system is acquired.

[0015] The video signal SNT of the NTSC system outputted from a tuner 12 is supplied to the video-signal inverter 13. In this inverter 13, transform processing of the vertical number of Rhine and the horizontal number of pixels is performed to a video signal SNT, and the video signal SXG corresponding to XGA is acquired. That is, the signal of each field of the video signal SNT of 252.5x(number of effective Rhine is 240) 858 pixel (an effective pixel is 720 pixels) NTSC system is changed into the signal of each frame of the video

signal SXG corresponding to 840x(number of effective Rhine is 768) 1220 pixel (an effective pixel is 1024 pixels) XGA.

[0016] And the video signal SXG corresponding to XGA outputted from the video-signal inverter 13 is supplied to a driver 14, and 1024x768-pixel image display is performed to a liquid crystal display 15 by the video signal SXG.

[0017] Next, drawing 2 is used and the configuration of the video-signal inverter 13 is explained. The inverter 13 consists of a **** conversion circuit 100 of the image ecad which changes the video signal SNT of NTSC system into video-signal S2N of the interlaced-scanning method with which the vertical number of Rhine and the vertical horizontal number of pixels become twice, respectively, and an interpolation circuit 180 which changes video-signal S2N into the video signal SXG corresponding to XGA.

[0018] An interpolation circuit 180 is constituted like the conventional interpolation circuit 200 mentioned above. That is, in an interpolation circuit 180, conversion of the vertical number of Rhine or the horizontal number of pixels is performed by the mere interpolation processings (recently side interpolation, linear interpolation, cubic interpolation, etc.) which used the surrounding pixel signal. On the other hand, at a conversion circuit 100, conversion of the vertical number of Rhine or the horizontal number of pixels is not performed by the mere interpolation processing which used the surrounding pixel signal, and is performed by searching for a required pixel signal by the presumed operation which used the linearity presumption type.

[0019] Actuation of the inverter 13 shown in drawing 2 is explained. First, the video signal SNT of NTSC system is supplied to the **** conversion circuit 100 of an image ecad, the vertical number of Rhine and the vertical horizontal number of pixels are changed twice by transform processing of an image ecad, and video-signal S2N is generated. In this case, the signal (refer to drawing 3 A) of each field of the video signal SNT of 252.5x(number of effective Rhine is 240) 858 pixel (an effective pixel is 720 pixels) NTSC system is changed into the signal (refer to drawing 3 B) of each 525x(number of effective Rhine is 480) 1716 pixel (an effective pixel is 1440 pixels) field [video-signal S2N].

[0020] Next, video-signal S2N is supplied to an interpolation circuit 180, the vertical number of Rhine and the vertical horizontal number of pixels are changed by mere interpolation processing which used the surrounding pixel signal, and the video signal SXG corresponding to XGA is generated. In this case, the signal of each 525x(number of effective Rhine is 480) 1716 pixel (an effective pixel is 1440 pixels) field [video-signal S2N] is changed into the signal of each frame of the video signal SXG corresponding to 840x(number of effective Rhine is 768) 1220 pixel (an effective pixel is 1024 pixels) XGA.

[0021] In the inverter 13 shown in drawing 2, although $768 / 240 = 3.2$ times as many number transform processing of Rhine as this is finally performed about a perpendicular direction, the vertical number of Rhine is made into twice by the **** conversion circuit 100 of an image ecad, and the vertical number of Rhine is made into further 1.6 times after that in an interpolation circuit 180. In this case, in a conversion circuit 100, high definition video-signal S2N (refer to "*" of drawing 4 B) is obtained, without performing transform processing of an image ecad and dulling the video signal SNT (referring to "O" of drawing 4 A) of NTSC system. Therefore, compared with what makes the number of Rhine 3.2 times by mere interpolation processing like before, there is little image quality degradation and

the high definition video signal SXG (refer to "-" of drawing 4 C) corresponding to XGA is acquired.

[0022] Next, with reference to drawing 5, the example of a configuration of the **** conversion circuit 100 of an image ecad is explained. This conversion circuit 100 has the input terminal 101 into which the video signal SNT of NTSC system is inputted, and D/A converter 102 which changes this video signal SNT into a digital signal (henceforth "SD pixel data").

[0023] A conversion circuit 100 from moreover, SD pixel data outputted from A/D converter 102 The field logging circuit 103 which cuts down SD pixel data of the field corresponding to predetermined HD pixel data which it is going to presume among the pixel data (henceforth "HD pixel data") which constitute video-signal S2N, ADRC (Adaptive Dynamic Range Coding) processing is applied to SD pixel data cut down in this field logging circuit 103. It has the ADRC circuit 104 which determines the class (space class) which mainly expresses the wave in space, and outputs class information.

[0024] Drawing 6 and drawing 7 show the physical relationship of SD pixel and HD pixel. In the field logging circuit 103, as shown, for example in drawing 8, when it is going to presume HD pixel data y, SD pixel data k1-k5 located near this HD pixel data y are cut down.

[0025] In the ADRC circuit 104, an operation which compresses each SD pixel data into 2 bit data for example, from 8 bit data for the purpose of patternizing of level distribution of SD pixel data cut down in the field logging circuit 103 is performed. And from the ADRC circuit 104, the compressed data (re-quantization code) q_i corresponding to each SD pixel data is outputted as class information on a space class.

[0026] Originally, although ADRC is the accommodative re-quantizing method which turned and was developed for high performance coding VTR (Video Tape Recorder), since it can express the local pattern of signal level efficiently by the short word length, it is used for patternizing of level distribution of SD pixel data cut down in the field logging circuit 103 with the gestalt of this operation.

[0027] In the ADRC circuit 104, if maximum of SD pixel data in a field is set to MAX and DR (=MAX-MIN +1) and a re-quantifying bit number are set [the minimum value] to p for the dynamic range in MIN and a field, the re-quantization code q_i will be obtained by the operation of (1) type to each SD pixel data k_i in a field. However, in (1) type, [] means cut-off processing. When SD pixel data of N_a individual are cut down in the field logging circuit 103, they are $i = 1 - N_a$.

$$q_i = [(k_i - \text{MIN} + 0.5) - 2p / \text{DR}] \dots (1)$$

[0028] Moreover, the conversion circuit 100 has the motion class decision circuit 106 which determines the class (motion class) for mainly expressing extent of a motion, and outputs class information from SD pixel data cut down in the field logging circuit 105 which cuts down SD pixel data of the field corresponding to predetermined HD pixel data which it is going to presume, and this field logging circuit 105 from SD pixel data outputted from A/D converter 102.

[0029] In the field logging circuit 105, as shown, for example in drawing 9, when it is going to presume HD pixel data y, ten SD pixel data m1-m5 located near this HD pixel data y, and n1-n5 are started.

[0030] inter-frame [from SD pixel data m_i and n_i cut down in the field logging circuit 105 in the motion class decision circuit 106] -- difference is computed, threshold processing is further performed to the average of the absolute value of the difference, and the class information MV on the motion class which is the index of a motion is outputted.

[0031] That is, the average AV of the absolute value of difference is computed by (2) types in the motion class decision circuit 106. It is the field logging circuit 105, for example, as mentioned above, when ten SD pixel data m_1-m_5 , and n_1-n_5 are started, Nb in (2) types is 5.

[0032]

[Equation 1]

[0033] And in the motion class decision circuit 106, the average AV computed as mentioned above is compared with one piece or two or more thresholds, and the class information MV is acquired. For example, when the thresholds th_1 , th_2 , and th_3 ($th_1 < th_2 < th_3$) of three pieces are prepared and it determines four motion classes, it is made into $MV=3$ at the time of $MV=2$ and $th_3 < AV$ at the time of $MV=1$ and $th_2 < AV \leq th_3$ at the time of $MV=0$ and $th_1 < AV \leq th_2$ at the time of $AV \leq th_1$.

[0034] Moreover, the conversion circuit 100 has the class code generating circuit 107 for obtaining the class code CL which shows the class to which HD pixel data which it is going to presume to be the re-quantization code q_i as class information on the space class outputted from the ADRC circuit 104 based on the class information MV on the motion class outputted from the motion class decision circuit 106 belong. The operation of the class code CL is performed by (3) types in the class code generating circuit 107. In addition, in (3) types, the number of SD pixel data with which N_a is started in the field logging circuit 103, and p show the re-quantifying bit number in the ADRC circuit 104.

[0035]

[Equation 2]

[0036] Moreover, the conversion circuit 100 has the ROM table 108 on which the multiplier data of the linearity presumption type used in the presumed arithmetic circuit 110 mentioned later, respectively are memorized for every class. The class code outputted from the class code generating circuit 107 reads to this ROM table 108, and it is supplied as address information. Thereby, the multiplier data w_i corresponding to the class code CL are read from the ROM table 108.

[0037] Moreover, the conversion circuit 100 has the presumed arithmetic circuit 110 which calculates HD pixel data which it is going to presume from the field logging circuit 109 which cuts down SD pixel data of the field corresponding to predetermined HD pixel data which it is going to presume, SD pixel data cut down in this field logging circuit 109, and the multiplier data w_i read from the ROM table 108 as mentioned above from SD pixel data outputted from A/D converter 102.

[0038] In the field logging circuit 109, as shown, for example in drawing 10, when it is going to presume HD pixel data y , SD pixel data x_1-x_{25} located near these HD pixel data y are cut down. In the presumed arithmetic circuit 110, HD pixel data y which it is going to presume calculate by the linearity presumption type of (4) types from SD pixel data x_i cut

down in the field logging circuit 109, and the multiplier data wi read from the ROM table 108. It is the field logging circuit 109, for example, as mentioned above, when 25 SD pixel data x1-x25 are cut down, n in (4) types, i.e., the number of taps, is 25.

[0039]

[Equation 3]

[0040] Moreover, the conversion circuit 100 has D/A converter 111 which changes into an analog signal HD pixel data by which a sequential output is carried out, and obtains video-signal S2N from the presumed arithmetic circuit 110, and the output terminal 112 which outputs this video-signal S2N.

[0041] The actuation of a conversion circuit 100 shown in drawing 5 is explained. The video signal SNT of NTSC system is changed into a digital signal by A/D converter 102, and SD pixel data are formed. It corresponds to predetermined HD pixel data y which it is going to presume among HD pixel data which constitute video-signal S2N. SD pixel data ki of a predetermined field are cut down from SD pixel data outputted from A/D converter 102 in the field logging circuit 103. ADRC processing is performed to each of this cut-down SD pixel data ki in the ADRC circuit 104, and the re-quantization code qi as class information on a space class (mainly class classification for the wave expression in space) is obtained.

[0042] Moreover, corresponding to HD pixel data y which were mentioned above and which it is going to presume, the class information MV which SD pixel data mi and ni of a predetermined field are cut down in the field logging circuit 105, moves from each of these cut-down SD pixel data mi and ni, moves by the class decision circuit 106, and shows a class (class classification for mainly expressing extent of a motion) from SD pixel data outputted from A/D converter 102 is acquired. The class code CL as class information which shows the class to which HD pixel data y which it is going to presume belong in the class code generating circuit 107 is obtained from this motion class information MV and the re-quantization code qi obtained in the ADRC circuit 104 mentioned above. And this class code CL reads to the ROM table 108, it is supplied as address information and the multiplier data wi corresponding to the class to which HD pixel data y which it is going to presume from this ROM table 108 belong are read.

[0043] Moreover, corresponding to HD pixel data y which were mentioned above and which it is going to presume, SD pixel data xi of a predetermined field are cut down from SD pixel data outputted from A/D converter 102 in the field logging circuit 109. And in the presumed arithmetic circuit 110, the cut-down SD pixel data xi and HD pixel data y which are going to use a linearity presumption type and it is going to presume from the multiplier data wi read from the ROM table 108 as mentioned above calculate. And HD pixel data y by which a sequential output is carried out from the presumed arithmetic circuit 110 are changed into an analog signal by D/A converter 111, video-signal S2N is obtained, and this video-signal S2N is drawn by the output terminal 112.

[0044] By the way, as mentioned above, the multiplier data of the linearity presumption type corresponding to each class are memorized by the ROM table 108. This multiplier data is beforehand generated by study. First, this study approach is explained. (4) The example which asks for the multiplier data wi (i=1-n) based on the linearity presumption type of a formula with a least square method shall be shown. The observation equation of

(5) equations is considered as an accepted example, using Y as a forecast for X by using input data and W into a prediction coefficient. In this (5) type, m shows the number of study data and n shows the number of prediction taps.

[0045]

[Equation 4]

[0046] (5) Apply a least square method to the data collected by the observation equation of an equation. The remainder equation of (6) equations is considered based on the observation equation of this (5) equation.

[0047]

[Equation 5]

[0048] (6) every from the remainder equation of an equation -- the most probable value of w_i is considered to be the case where the conditions which make e_2 of (7) equations min are realized. Namely, what is necessary is just to take the conditions of (8) types into consideration.

[0049]

[Equation 6]

[0050] That is, what is necessary is to consider n conditions based on i of (8) types, and just to compute w_1, w_2, \dots, w_n which fill this. Then, (9) equations are obtained from the remainder equation of (6) equations. Furthermore, (10) types are obtained from (9) types and (5) types.

[0051]

[Equation 7]

[0052] And the normal equation of (6) equations and (10) equations to (11) equations is obtained.

[0053]

[Equation 8]

[0054] (11) since the normal equation of an equation can form the equation of the same number as several n of an unknown -- every -- the most probable value of w_i can be calculated. In this case, it will sweep out and simultaneous equations will be solved using law (method of elimination of Gauss-Jordan) etc.

[0055] Drawing 11 shows the study flow of the prediction coefficient mentioned above. In order to learn, the teacher signal used as an input signal and the candidate for prediction is prepared.

[0056] First, the combination of the pixel value for prediction acquired from a teacher signal at a step ST 1 and the pixel value of n pieces of the prediction tap obtained from an input signal is generated as study data. Next, when it judges whether generation of study data was completed at a step ST 2 and generation of study data is not completed, the class to which the pixel value for prediction in the study data belongs at a step ST 3 is determined. The decision of this class is made based on the pixel value of the

predetermined number obtained from an input signal corresponding to the pixel value for prediction, and the space class by the ADRC processing mentioned above etc. is determined. [0057] And the study data generated at a step ST 1, i.e., the pixel value for prediction, and the pixel value of n pieces of a prediction tap are used for every class at a step ST 4, and a normal equation as shown in (11) equations is generated. Actuation of a step ST 1 - a step ST 4 is repeated until generation of study data is completed, and the normal equation with which many study data were registered is generated.

[0058] When generation of study data is completed at a step ST 2, it is a step ST 5, and the normal equation generated for every class is solved, and it asks for the prediction coefficient w_i of n pieces for every class. And a prediction coefficient w_i is registered into the memory by which address division was carried out according to the class at a step ST 6, and a study flow is ended.

[0059] Next, the detail of the multiplier data generation equipment 150 which generates beforehand the multiplier data w_i for every class memorized by the ROM table 108 of a conversion circuit 100 shown in drawing 5 by the principle of the study mentioned above is explained. Drawing 12 shows the example of a configuration of multiplier data generation equipment 150.

[0060] This multiplier data generation equipment 150 performs horizontal and vertical infanticide filtering to the input terminal 151 with which HD pixel data which constitute video-signal S2N as a teacher signal are supplied, and this HD pixel data, and has the infanticide circuit 152 which obtains SD pixel data which constitute the video signal SNT of the NTSC system as an input signal. the infanticide circuit 152 -- not illustrating, either -- while infanticide processing is performed to HD pixel data so that the number of Rhine of the perpendicular direction in the field may be set to one half with a perpendicular infanticide filter, infanticide processing is performed so that the horizontal number of pixels may be further set to one half with a water Hirama length filter. Therefore, the physical relationship of SD pixel and HD pixel comes to be shown in drawing 6 and drawing 7.

[0061] Moreover, multiplier data generation equipment 150 corresponds to two or more HD pixel data as a pixel value for prediction among HD pixel data supplied to an input terminal 151, respectively. The field logging circuit 155 which cuts down SD pixel data of a predetermined field one by one from SD pixel data outputted from the infanticide circuit 152, ADRC processing is applied to SD pixel data cut down one by one in this field logging circuit 155, and it has the ADRC circuit 156 which determines the class (space class) which mainly expresses the wave in space, and outputs class information.

[0062] The field logging circuit 155 is constituted like the field logging circuit 103 of a conversion circuit 100 mentioned above. From this field logging circuit 155, as shown in drawing 8, corresponding to HD pixel data y as a pixel value for prediction, SD pixel data k_1-k_5 located near this HD pixel data y are cut down. Moreover, it is constituted like [the ADRC circuit 156] the ADRC circuit 104 of a conversion circuit 100 mentioned above. From this ADRC circuit 156, the re-quantization code q_i is outputted as class information which shows a space class for every SD pixel data of the predetermined field started respectively corresponding to each HD pixel data as a pixel value for prediction.

[0063] Moreover, multiplier data generation equipment 150 corresponds to each HD pixel

data as a pixel value for prediction mentioned above, respectively. The field logging circuit 157 which cuts down SD pixel data of a predetermined field one by one from SD pixel data outputted from the infanticide circuit 152, It has the motion class decision circuit 158 which determines the class (motion class) for mainly expressing extent of a motion, and outputs class information from SD pixel data cut down in this field logging circuit 157.

[0064] The field logging circuit 157 is constituted like the field logging circuit 105 of a conversion circuit 100 mentioned above. From this field logging circuit 157, as shown in drawing 9, corresponding to HD pixel data y as a pixel value for prediction, ten SD pixel data m_1-m_5 located near this HD pixel data y , and n_1-n_5 are started. Moreover, it is constituted like [the motion class decision circuit 158] the motion class decision circuit 106 of the picture signal inverter 100 mentioned above. From this motion class decision circuit 158, the class information MV on the motion class which is the index of a motion is outputted for every SD pixel data of the predetermined field started respectively corresponding to each HD pixel data as a pixel value for prediction.

[0065] Moreover, multiplier data generation equipment 150 has the class code generating circuit 159 for obtaining the class code CL based on the class information MV on the re-quantization code q_i as class information on the space class outputted from the ADRC circuit 156, and the motion class outputted from the motion class decision circuit 158. This class code generating circuit 159 is constituted like the class code generating circuit 107 of a conversion circuit 100 mentioned above. From this class code generating circuit 159, the class code CL which shows the class to which that HD pixel data belongs respectively corresponding to each HD pixel data as a pixel value for prediction is outputted.

[0066] Moreover, multiplier data generation equipment 150 has the field logging circuit 160 which cuts down SD pixel data of the predetermined field as a prediction tap value one by one from SD pixel data outputted from the infanticide circuit 152 respectively corresponding to each HD pixel data as a pixel value for prediction mentioned above. The field logging circuit 160 is constituted like the field logging circuit 109 of the picture signal inverter 100 mentioned above. From this field logging circuit 160, as shown in drawing 10, corresponding to HD pixel data y as a pixel value for prediction, 25 SD pixel data x_1-x_{25} located near this HD pixel data y are cut down.

[0067] Moreover, each HD pixel data y as a pixel value for prediction acquired from HD pixel data with which multiplier data generation equipment 150 is supplied to an input terminal 151 SD pixel data x_i as a prediction tap pixel value started one by one in the field logging circuit 160 respectively corresponding to each HD pixel data y as a pixel value for prediction, From the class code CL outputted from the class code generating circuit 159 respectively corresponding to each HD pixel data y as a pixel value for prediction It has the normal equation generation circuit 161 which generates the normal equation (refer to (11) equations) for generating n multiplier data w_i for every class.

[0068] In this case, the study data mentioned above in the combination of one HD pixel data y and the prediction tap pixel value of n pieces corresponding to it are generated, therefore the normal equation with which many study data were registered is generated in the generation circuit 161. In addition, although not illustrated, timing doubling of SD pixel data x_i supplied to the normal-equation generation circuit 161 from the field logging circuit 160 can be performed by arranging the delay circuit for time amount doubling in the

preceding paragraph of the field logging circuit 160.

[0069] Moreover, the data of the normal equation generated for every class in the normal-equation generation circuit 161 are supplied, and multiplier data generation equipment 150 solves the normal equation generated for every class, and has the prediction coefficient decision circuit 162 which asks for the multiplier data (prediction coefficient) w_i for every class, and the memory 163 which memorizes this called-for multiplier data w_i . In the prediction coefficient decision circuit 162, a normal equation sweeps out, for example, it is solved by law etc., and the multiplier data w_i are called for.

[0070] Actuation of the multiplier data generation equipment 150 shown in drawing 12 is explained. HD pixel data which constitute video-signal S2N as a teacher signal are supplied to an input terminal 151, and SD pixel data which it thins out to this HD pixel data, and infanticide processing horizontal in a circuit 152 and vertical etc. is performed, and constitutes the video signal SNT of the NTSC system as an input signal are obtained.

[0071] Moreover, it corresponds to each HD pixel data y as a pixel value for prediction acquired from HD pixel data supplied to an input terminal 151, respectively. SD pixel data k_i of a predetermined field are cut down one by one from SD pixel data outputted from the infanticide circuit 152 in the field logging circuit 155. ADRC processing is performed to each of this cut-down SD pixel data k_i in the ADRC circuit 156, and the re-quantization code q_i as class information on a space class (mainly class classification for the wave expression in space) is obtained.

[0072] Moreover, SD pixel data m_i and n_i of a predetermined field are cut down one by one in a field logging circuit 157 from SD pixel data outputted from the infanticide circuit 152 respectively corresponding to each HD pixel data y as a pixel value for prediction, and the class information MV which moves from each of these cut-down SD pixel data m_i and n_i , moves by the class decision circuit 158, and shows a class (class classification for mainly expressing extent of a motion) is acquired. And the class code CL as class information which shows the class to which each HD pixel data y as a pixel value for prediction belongs in the class code generating circuit 159 is obtained from this class information MV and the re-quantization code q_i obtained in the ADRC circuit 156 mentioned above.

[0073] Moreover, respectively corresponding to each HD pixel data y as a pixel value for prediction, SD pixel data x_i of a predetermined field are cut down one by one from SD pixel data outputted from the infanticide circuit 152 in the field logging circuit 160. And each HD pixel data y as a pixel value for prediction acquired from HD pixel data supplied to an input terminal 151 SD pixel data x_i as a prediction tap pixel value started one by one in the field logging circuit 160 respectively corresponding to each HD pixel data y as a pixel value for prediction, From the class code CL outputted from the class code generating circuit 159 respectively corresponding to each HD pixel data y as a pixel value for prediction, the normal equation for generating n multiplier data w_i for every class is generated in the normal-equation generation circuit 161. And the normal equation is solved in the prediction coefficient decision circuit 162, the multiplier data w_i for every class are called for, and the multiplier data w_i is memorized by the memory 163 by which address division was carried out according to the class.

[0074] In addition, as an information-compression means to patternize a space wave form with the small number of bits in ****, although it decided to form the ADRC circuit

104,156, as long as this is a mere example and it is the information-compression means which can be expressed in a class with few patterns of a signal wave form, it is free what is formed, for example, compression means, such as DPCM (Differential Pulse Code Modulation) and VQ (Vector Quantization), may be used.

[0075] As explained above, in the gestalt of this operation, with the video-signal inverter 13, about a perpendicular direction, the number of Rhine is made into twice by the **** conversion circuit 100 of an image ecad, the number of Rhine is made into further 1.6 times after that in an interpolation circuit 180, and, finally the 3.2 times as many number transform processing of Rhine as this is performed (refer to drawing 2). In this case, in a conversion circuit 100, high definition video-signal S2N is obtained, without dulling the video signal SNT of NTSC system, since transform processing of an image ecad is performed. Therefore, like before, compared with what makes the vertical number of Rhine 3.2 times, there is little image quality degradation, the high definition video signal SXG corresponding to XGA is acquired, and a high definition image is displayed on a liquid crystal display 15 by mere interpolation processing.

[0076] Moreover, although it is constituted as a **** conversion circuit 100 of an image ecad as shown in drawing 5 , it exists variously in others. Therefore, if needed, the part of the **** conversion circuit 100 is transposed to the thing of arbitration, and can consist of considering the video-signal inverter 13 as the configuration which consists of a **** conversion circuit 100 of an image ecad, and an interpolation circuit 180.

[0077] In addition, in the gestalt of the above-mentioned implementation, although what finally makes the vertical number of Rhine 3.2 times was shown, when the twice as many final conversion scale factor of the vertical number of Rhine or the horizontal number of pixels as this becomes large, as mentioned above, the video-signal inverter 13 which consists of a **** conversion circuit 100 of an image ecad and an interpolation circuit 180 can be used, and a high definition video signal can be acquired. In this case, it can be easily coped with only by changing the conversion scale factor in an interpolation circuit 180. That is, even if the final conversion scale factor of the vertical number of Rhine or the horizontal number of pixels has modification, the existing **** conversion circuit 100 can be used as it is, and a high definition video signal can be acquired.

[0078] Moreover, in the gestalt of the above-mentioned implementation, video-signal S2N of the interlaced-scanning method with which the vertical number of Rhine and the vertical horizontal number of pixels were made into twice from the video signal SNT of NTSC system, respectively is obtained. Although the video signal SXG corresponding to XGA is furthermore acquired from this video-signal S2N The video signal of the progressive broadcasting method with which the vertical number of Rhine and the vertical horizontal number of pixels were made into twice from the video signal SNT of NTSC system, respectively is acquired, and you may make it acquire the video signal SXG corresponding to XGA from this video signal.

[0079] Moreover, in the gestalt of the above-mentioned implementation, although what acquires the video signal SXG corresponding to XGA from the video signal SNT of NTSC system was shown, this invention can be similarly applied, when acquiring the video signal SXG corresponding to XGA from the video signal SPL of a PAL system.

[0080] Moreover, in the gestalt of the above-mentioned implementation, although the

video-signal inverter 13 is considered as the configuration which consists of a **** conversion circuit 100 of an image ecad, and an interpolation circuit 180, even if a conversion scale factor constitutes the video-signal inverter 13 from a conversion circuit of the image ecad which is not 2, and an interpolation circuit, the same operation effectiveness can be acquired.

[0081] Moreover, in the gestalt of the above-mentioned implementation, although what acquires the video signal SXG corresponding to XGA from the video signal SNT of NTSC system was shown, also when acquiring the video signal corresponding to SVGA, SXGA, UXGA, 1125i, etc. from the video signal SNT of NTSC system, or the video signal SPL of a PAL system, it is natural [this invention] that it is applicable similarly.

[0082]

[Effect of the Invention] According to this invention, the 2nd video signal which performed transform processing of an image ecad to the 1st video signal, and made n times the vertical number of Rhine or the vertical horizontal number of pixels is acquired, and the 3rd video signal which performed another transform processing to this 2nd video signal, and made m times the vertical number of Rhine or the vertical horizontal number of pixels is acquired after that. Therefore, the 3rd video signal which the 2nd video signal acquired by transform processing of an image ecad turns into a high definition video signal, and transform processing is performed to this 2nd video signal, and is acquired does not have image quality degradation like the video signal which doubled the vertical number of Rhine or the vertical horizontal number of pixels $n \times m$ by mere interpolation processing to the 1st video signal, and turns into a high definition video signal. Therefore, according to this invention, when changing the vertical number of Rhine or the vertical horizontal number of pixels so that twice may be exceeded, a high definition video signal can be acquired.

[0083] Moreover, although the 3rd video signal with which the vertical number of Rhine or the vertical horizontal number of pixels was finally made into $n \times m$ times to the 1st video signal is acquired The 2nd video signal with which transform processing of an image ecad was performed to the 1st video signal, and the vertical number of Rhine or the vertical horizontal number of pixels was made into n times is acquired. Furthermore, it is considering as the configuration which acquires the 3rd video signal with which transform processing by interpolation was performed as opposed to this 2nd video signal, and the vertical number of Rhine or the vertical horizontal number of pixels was made into m times. Therefore, even if the conversion scale factor of the number of Rhine of a final perpendicular direction or the horizontal number of pixels has modification, management becomes possible easily only by changing the conversion scale factor m by interpolation processing. That is, even if the conversion scale factor of the number of Rhine of a final perpendicular direction or the horizontal number of pixels has modification, it can be used as a converter of an image ecad, the existing thing, for example, **** converter, and a high definition video signal can be acquired.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] It is the block diagram showing the configuration of the television receiver as a gestalt of operation.

[Drawing 2] It is the block diagram showing the configuration of the video-signal inverter of the television receiving inside of a plane.

[Drawing 3] It is drawing for explaining actuation of a video-signal inverter.

[Drawing 4] It is drawing for explaining actuation of a video-signal inverter.

[Drawing 5] It is the block diagram showing the configuration of the image ecad **** conversion circuit in a video-signal inverter.

[Drawing 6] It is an abbreviation diagram for explaining the physical relationship of SD pixel and HD pixel.

[Drawing 7] It is an abbreviation diagram for explaining the physical relationship of SD pixel and HD pixel.

[Drawing 8] It is an abbreviation diagram for explaining SD pixel data used for a space class classification.

[Drawing 9] It is an abbreviation diagram for explaining SD pixel data used for a motion class classification.

[Drawing 10] It is an abbreviation diagram for explaining SD pixel data used for a presumed operation.

[Drawing 11] It is the flow chart which shows the study flow of a prediction coefficient.

[Drawing 12] It is the block diagram showing the example of a configuration of multiplier data generation equipment.

[Drawing 13] It is drawing showing the number of effective Rhine and the number of effective pixels of the video signal of NTSC system, and the video signal corresponding to XGA.

[Drawing 14] It is drawing showing the conventional interpolation circuit for changing the video signal SNT of NTSC system into the video signal SXG corresponding to XGA.

[Drawing 15] It is drawing for explaining actuation of the conventional interpolation circuit.

[Description of Notations]

10 ... a television receiver and 11 ... a receiving antenna and 12 ... a tuner and 13 ... a video-signal inverter and 14 ... a driver and 15 ... a liquid crystal display and 100 ... the **** conversion circuit of an image ecad, and 101 ... an input terminal and 102 ... an A/D converter and 103,105,109 ... a field logging circuit and 104 ... an ADRC circuit and 106 -- ... -- a motion class decision circuit and 107 -- ... -- a class code generating circuit and 108 -- ... -- a ROM table and 110 -- ... -- a presumed arithmetic circuit and 111 -- ... a D/A converter and 112 -- ... an output terminal

[Translation done.]